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Abstract—Recently, new methodologies for manufacturing
empty waveguides completely integrated in a planar substrate
have been proposed in order to improve the performance of
substrate-integrated devices. One of these alternatives is the
so-called Empty Substrate-Integrated Waveguide (ESIW). The
height of high-frequency substrates, where ESIW devices are
integrated, is very small. Then, the capacity of storing energy of
ESIW resonators is drastically reduced, and, as a result, their
quality factor is not as high as it could be with a higher ESIW. In
order to overcome this restriction, a novel integrated structure
is proposed to embed very high-quality factor filters based on
ESIW with increased height. As a result we show in this work,
for the first time, the successful integration of an increased-height
ESIW filter in a printed circuit board (PCB) of 0.305 mm height
at Q-band, achieving a quality factor above 1000, which is a
remarkable result for a completely substrate-integrated device
operating in this frequency band. When compared with the same
filter manufactured with an ESIW with the same height as the
substrate, the novel filter shows a measured Q-factor 85% higher.
Index Terms—Quality factor, Empty Substrate Integrated
Waveguide (ESIW), Substrate Integrated Waveguide (SIW), rect-
angular waveguide, microstrip transition.
I. INTRODUCTION
IN the last years, Substrate Integrated Circuits (SICs) havebeen developed due to their superior performance, and
several solutions have been proposed for integrating non-
planar waveguides in Printed Circuit Boards (PCBs). The most
popular SIC is the Substrate Integrated Waveguide (SIW) [1].
However, SIW, and other related technologies, present high
loss levels. The main cause of losses in SIW devices is
the propagation of the electromagnetic fields through the
dielectric substrate. Therefore, several strategies to reduce [2]
or completely eliminate these losses [3] have been proposed.
The Empty Substrate-Integrated Waveguide (ESIW) of [3]
consists of a rectangular hole which is emptied in the sub-
strate and then plated. Finally, the structure is closed with
two metallic covers that are soldered to the main substrate,
thus forming a completely empty and integrated rectangular
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waveguide. ESIW devices can provide enhanced performance,
in comparison to SIW counterparts, in terms of losses and
quality factors, at the expense of slightly increasing the size.
At high frequencies, conductor losses increase, which re-
duces more intensely the performance of resonant devices, as
it is the case of bandpass filters. ESIW-based systems are
very interesting because they can provide high-quality and
completely integrated solutions. In order to preserve this high
performance, even at high frequencies, the quality factor of
resonant devices should be increased. This could be achieved,
for example, if it were possible to increase the height of the in-
tegrated waveguides. In this paper, an increased-height ESIW
filter has been, for the first time, successfully integrated in a
commercial PCB for operation at Q band. The performance of
this filter has been experimentally validated and compared to
the performance of a standard, i.e. not increased in height [3],
ESIW filter. This new kind of high-performance and low-cost
filters can be used in many applications such as wireless and
space communications.
II. INTEGRATION OF INCREASED-HEIGHT ESIW FILTERS
IN A PCB
In order to integrate these increased-height filters, a suitable
transition has been developed. The transition is composed by
the cascade connection of the microstrip to ESIW transition of
[4], and an ESIW transformer that changes the height of the
integrated waveguide. Therefore, it works as a joint transition
between the feeding microstrip lines and a high-profile ESIW
waveguide.
The second part of the transition can be achieved using
a quarter wavelength transformer. It is well known [5] that
the characteristic impedance of a rectangular waveguide is
proportional to its height. Then, assuming that the increased
height waveguide is composed by N layers, the normalized
impedance of the input and output ESIWs can be written as,
Zin = 1 ; Zout = N (1)
where the impedance of the waveguides has been normalized
to the feeding waveguide impedance.
Therefore, the impedance of the waveguide that implements
the quarter wavelength transformer is Zt =
√
N . Since the
ESIW transformer is also implemented with a stack of PCBs,
Zt must be an integer value. Therefore, N must necessarily
be a perfect square. The first possible value, N = 4, has been
selected in order to obtain the lowest possible height for the
integrated device. Therefore, if the covers that close the guide
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Microstrip to increased-height ESIW transition
Fig. 1. Proposed microstrip to increased-height ESIW transition that allows
the integration of high-performance ESIW filters. Light gray: dielectric
substrate. Dark gray: copper metallization on top layer. Black: border metal-
lization used to close the ESIW. White: air.
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are taken into account, 6 layers are needed to implement the
whole device.
Although it is a good approximation, the previous analysis is
not completely accurate. Since the different PCBs are soldered
using a tin layer, the total height of the transformer and the
output waveguide is not exactly an integer multiple of the input
waveguide height, b1, i.e. b1
√
N and b1N , respectively.
In order to compensate for this slight discrepancy, the width
(wred) and length (lred) of the transformer must be modified
(see second part of Fig. 1). These dimensions are optimized
to provide a minimum reflection coefficient at the center
frequency of operation.
A specific transition has been designed following this struc-
ture. This transition operates in the Q-band, and has been
implemented using a Rogers 4003C substrate of height h =
0.305 mm, permittivity εr = 3.55, metal thickness t = 27 µm
(considering both original and galvanic metallizations), and
tin soldering layers of 5 µm, which provides a device with a
total height of 3.569 mm (including covers of 1 mm height
and identical metallization). In order to implement the first
part of the transition, the design procedure highlighted in [4] is
applied. The optimized dimensions of this part of the transition
(see first part of Fig. 1 or [4]) can be seen in Table I.
For the second part of the transition (ls = 5 mm, b1 =
0.369 mm, b2 = 0.733 mm, and b3 = 1.461 mm), the final di-
TABLE II
DIMENSIONS OF THE ESIW FILTER
Parameter Value (mm) Parameter Value (mm)
t 2.0000 w3 2.7650
a 7.1120 l1 5.6749
w1 4.0028 l2 6.4056
w2 2.9792 l3 6.4981
a
l1 l1l2 l2l3
w1 w2 w3 w3 w2 w1
t t t ttt
Fig. 2. Layout of the ESIW filter.
mensions for the optimized transformer are lred = 2.5085 mm
and wred = 7.0137 mm.
In the last step, the transition is used to integrate a specific
filter. The final goal of this transition is the integration of an
increased-height ESIW filter. In this case a five-pole standard
cavity-coupled Chebyshev filter, with 0.01 dB ripple in the
passband, centered at 35 GHz, and with 1 GHz bandwidth,
has been designed [3], [6]. The layout of the ESIW filter is
shown in Fig. 2, and its final dimensions can be seen in Table
II.
When the joint transition and the filter are cascaded, they
do couple each other. This coupling can be controlled with
the distance between the transition and the filter, lsep (see
Fig. 1), and with the first inverter of the filter. Then, a last
optimization process is performed in order to obtain the best
possible interaction between both elements. The optimum
values for the optimized parameters are: lsep = 5.0164 mm,
w1 = 3.9743 mm, and l1 = 5.7044 mm.
III. RESULTS
In order to test the design of the final ESIW filter presented
in the previous section, a prototype has been fabricated. Fig.
3 shows two photographs of the manufactured prototype: the
complete filter, and the main layer of the device holding
the microstrip feedings. In order to de-embed the effect of
connectors and microstrip feeding lines, the VNA is calibrated
using a custom microstrip calibration kit. With this calibra-
tion, the measurement planes are shifted to the beginning of
the joint microstrip-to-ESIW transition (see Fig. 3(a)). The
scattering parameters of the complete filter, measured in a
frequency range from 32 to 38 GHz are represented in Fig. 4,
and compared with the CST simulated results. The simulated
results have been calculated taking into account the conduc-
tivity reduction due to metal roughness. The root mean square
(RMS) of the metallic surface roughness has been measured
using a SJ-410 surface roughness tester of Mitutoyo, being
0.75 microns. Following the expressions of [7], it has been
estimated that the copper conductivity is reduced, because of
the characterized roughness, to 1.606 · 107 S/m at 35 GHz.
Using this corrected conductivity in the filter simulation, one
can find a good agreement between simulated and measured
values, as it can be seen in Fig. 4.
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(a) Complete filter with reference planes.
(b) Main layer with microstrip feeding.
Fig. 3. Manufactured ESIW device.























Fig. 4. Comparison between measured and simulated results.
In order to determine the gain in performance that a filter
implemented in an increased height ESIW can provide, an
ESIW filter with the same response features, but with the same
height as the substrate holding the feeding microstrip lines (see
[3]), has been fabricated. The measured results of this last filter
are shown in Fig. 5, and compared, in the same figure, with the
measured S-parameters of the multilayer filter with the novel
integration scheme proposed in this paper.
According to the results, the measured values for the losses
of the filters are 3.15 dB for the typical ESIW filter, and 1.7
dB for the enhanced device. The quality factor can be obtained
from the measurements of the filter as indicated in [8].
For the classical ESIW filter an unloaded quality factor of
Qu = 379 is achieved, and Qu = 703 is obtained for the
device proposed in this work, which represents an increase of
85% in terms of quality factor. In both cases, the losses of
the microstrip to ESIW transitions have been considered in
the previous calculations, so that the provided Qs also include
the lossy effects of microstrip accessing lines. Considering all
these effects, when the integration scheme proposed in this
work is used, the total losses at the central frequency are
considerably reduced (in 1.45 dB).
Without the first part of the transition (the stan-
dard microstrip-to-ESIW transition), the proposed integration
scheme can be used to embed a high-profile filter in a larger
low-profile ESIW system (using only the second part of the
transition of Fig. 1). The insertion loss of the removed part
of the transition, i.e. the standard microstrip-to-ESIW transi-
tion, is 0.3 dB, according to the simulated results obtained
with CST Studio Suite assuming rough copper with reduced
conductivity. In this case, the insertion loss of the filter is























Fig. 5. Comparison between measured results of the typical ESIW single
layer filter and the multilayer filter proposed in this paper.
reduced to 1.1 dB, and the integrated filter will be able to
provide a quality factor of 1086 (considering the loss effects
of low-profile ESIW feeding lines).
IV. CONCLUSIONS
In this work, a novel ESIW integration scheme has been
proposed. With this novel approach, a high-profile filter with
very high-quality factor can be embedded in a microstrip
circuit (Qu = 703 at 35 GHz) or, if the scheme is simplified, in
a low-profile ESIW circuit (Qu = 1086 at 35 GHz). The inser-
tion losses of the increased-height filter are 1.45 dB smaller
than those of the same filter implemented in a single layer
ESIW of the same height as the feeding microstrip lines. The
proposed transition between ESIWs of different heights may
help developing a full range of useful devices, incorporating
completely integrated filters with very low insertion loss, very
high quality factors, and better power handling capabilities,
thus becoming an interesting technique for designing high
quality communication devices for operation at very high
frequencies with possible applications in wireless and space
communications.
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